Abstract
I. INTRODUCTION
The demand for higher capacity in telecommunication pushes the systems towards higher operating frequencies. This increases the pressure to find ways to fabricate microwave circuits at a lower cost. To realize high performance microwave transceivers, requiring low noise amplifiers and low phase noise VCOs, low loss components are needed. In this paper the possibility to generate signals above 20 GHz with a continuous tuning range in the order of 15 %, while maintaining a low phase noise, is examined. In fully integrated VCOs at these high frequencies the Q-value of the resonator is limited by the losses of the semiconductor varactor, rather than by inductor losses. Further on, the area required by the passive components will not scale down as the lithography is scaled down. The passive components will accordingly occupy a large part of the chip and represent a large cost. An attractive alternative is therefore to place high-Q passive components offchip. The components may be possible to place onchip, but this is for many applications not the most cost-effective solution. The designs of this paper use off-chip room-temperature ferroelectric varactors [1] , exhibiting Q-values in the order of 50 at 25 GHz. It is shown that the parasitics of the interface between chip and the carrier are low enough to make the co-design possible and that heterogeneous building practice therefore can provide a platform for the next generation of low cost microwave circuits.
II. CIRCUIT DESIGN
The VCO is based on a cross-coupled differential NMOS core with off-chip varactors and inductor, Fig.  1 . The gray area represents the inductor. The crosscoupled topology has the advantage of providing negative resistance over a wide frequency range. This provides a large flexibility as the center frequency and tuning range can be changed over a wide range by carrier re-design. The same chip can therefore be reused for many different designs, which is cost effective. 
A. Chip design
The width of the transistors M 1A and M 1B in the core are 20 μm. This results in a transconductance large enough to ensure startup of the VCO. Choosing larger devices would increase the capacitive load from the transistors and thereby reduce tuning range. To further reduce the parasitic capacitance, there is no grounded metal shield under the chip pads interfacing the resonator. This results in higher oscillation frequency and larger tuning range.
To isolate the resonator from the 50 : load of the measurement system, a 25 fF on-chip capacitor has been used as a passive buffer. The inductor L s in the source to ground path increases the impedance of the source node at the second harmonic, thereby reducing the load of the resonator when the transistors are in the triode region [2] .
B. Fabrication of carrier and varactor design
Starting with HR-Si substrates, all processing is carried out in-house at Chalmers. First, a metal layer (M1) consisting of TiO 2 (adhesion layer) and Au is deposited using magnetron sputtering and patterned by ion milling. The BSTO film is subsequently deposited by laser ablation. Next, a layer of SiO x is introduced in order to prevent DC shorts in large-area decoupling capacitances (via pin-holes in the BSTO film). This layer is removed where the small-sized varactors are formed in order to maximize the tunability of these components. Besides, patterned rings of SiO 2 layer are used as aligning and stopsoldering barriers for mounting of transistor chips. The second metal layer (M2) is deposited by e-beam evaporation and patterned by lift-off. It consists of Ti (improving adhesion to SiO x ) and Au.
The parallel-plate varactors are formed between metal layers M1 and M2. The parallel-plate configuration was chosen because of its high tunability, in comparison to co-planar configuration, at low control voltages. The test varactors sharing substrate with the VCOs have been characterized at 1 MHz. 
B. Resonator design
Two different resonators were manufactured, one with a varactor tunable from 50 fF to 90 fF, and one with a 270 fF to 450 fF varactor, Fig. 3 
D. Assembly of module
The flip chip devices have tin-silver-copper bumps manufactured in a high-volume wafer process. Soldering flip chips provides the smoothest process with regards to producibility, self-alignment and repeatability, hence resulting in the lowest cost endproduct. The chips were mounted on the carriers using a regular surface mount pick-and-place process. The chip bumps are dipped to a controlled depth in a flux bath, and are then placed on the carrier. The flux is slightly tacky and thus keeps the chip in place while the assembly travels on the conveyor belt through the nitrogen atmosphere soldering oven. The selected flux is a no-clean type, and therefore there was no cleaning step after soldering. The chips are not underfilled at this stage. 
III. MEASURED RESULTS
The performance of the VCOs is summarized in Table I . The phase noise performance has been measured in a setup based on the delay line technique, whereas frequency characteristics were measured with a spectrum analyzer. Fig. 5 shows the measured tuning characteristics of VCO1 and Fig. 6 the tuning characteristics of VCO2. The output power of the VCOs is depicted in Fig. 7 . The measured phase noise over tuning range for VCO1 and VCO2 is shown in Fig. 8 and Fig. 9 respectively. * Phase noise measured at center frequency For VCO2 the phase noise varies less than 2 dB over the tuning range, while it for VCO1 degrades more strongly as the frequency increases. The transition from -30 dB/decade to -20 dB/decade slope at an offset frequency around 1 MHz, indicates a large impact of the CMOS transistors 1/f noise. 
V. CONCLUSION
In this paper the potential of heterogeneous building practice is demonstrated by the design of a high performance VCOs utilizing ferroelectric varactors on a carrier. Identical CMOS chips, consisting only of a few transistors, have been flipchip mounted on carriers with different resonators. The center frequency and the tuning range are mainly set by the carrier design consisting of a resonator structure including a varactor. The carrier is realized in a two metal layer process including a thin BSTO film between the metals to realize ferroelectric varactors. Measurement results are presented for two designs, one were the CMOS chip is mounted on a carrier optimized for high tuning range, and one were the chip is mounted on a carrier optimized for high Qvalue and more moderate tuning range. The design for high tuning range consumes 5.3 mW from a 0.8 V power supply, has a tuning range from 25.8 to 30.5 GHz, and a phase noise of -109 dBc/Hz at 1MHz offset. The design optimized for low phase noise consumes 18 mW from a 1.4 V supply, has a tuning range from 23.5 to 25.2 GHz, and a phase noise of -117 dBc/Hz. 
